



# Data Sheet

**NT51008M**

**1536 ch Source Driver with LVDS TCON**

**For 1024RGBx768/600 TFT LCD**

**V0.1**

**Preliminary Spec**

## INDEX

INDEX.....	2
REVISION HISTORY .....	3
FEATURES.....	4
GENERAL DESCRIPTION .....	4
FUNCTION BLOCK DIAGRAM.....	5
APPLICATION BLOCK DIAGRAM.....	6
1. Dual Gate.....	6
2. Cascade with Two-FPC.....	7
APPLICATION POWER CIRCUIT .....	8
PAD SEQUENCE (BUMP SIDE).....	9
PIN DESCRIPTIONS .....	10
VALUE OF WIRING RESISTANCE .....	14
3-WIRE SERIAL PORT INTERFACE.....	15
1. 3-Wire Command Format.....	15
2. 3-Wire Control Registers .....	15
FUNCTION DESCRIPTION .....	18
1. Power On/Off Sequence.....	18
2. Input Data VS Output Channels .....	19
3. Input Data VS Output Voltage .....	20
4. Input Data and Output Voltage Reference Table .....	21
DATA INPUT FORMAT FOR LVDS.....	23
DATA INPUT FORMAT FOR TTL.....	24
ABSOLUTE MAXIMUM RATINGS.....	29
TEMPREATURE.....	29
DC ELECTRICAL CHARACTERISTICS .....	30
AC ELECTRICAL CHARACTERISTICS .....	33
OUTPUT TIMING TABLE .....	35
TIMING DIAGRAM.....	36
1. Input Clock and Data Timing Diagram .....	36
2. Source Output Timing Diagram (Cascade) .....	36
3. Vertical Timing Diagram HV (Cascade) .....	37
4. Vertical Timing Diagram DE (Cascade) .....	37
5. Gate output timing diagram (Cascade) .....	37
6. Vertical Timing Diagram HV (Dual Gate) .....	38
7. Vertical Timing Diagram DE (Dual Gate) .....	38
8. Gate output timing diagram (Dual Gate) .....	38
9. SDRRS timing diagram .....	39
CHIP OUTLINE DIMENSIONS .....	40
ALIGNMENT MARK.....	41
PAD INFORMATION .....	41
PAD COORDINATE.....	42
APPENDIX A : BIST PATTERN .....	52
IMPORTANT NOTICE .....	53

## Revision History

NT51008M Specification Revision History			
Version	Content	PAGE	Date
0.1	New release	All	2013/03/31

NOVATEK CONFIDENTIAL  
NO DISCLOSURE


## Features

- Special design for 1024RGBx600 TFT LCD Panel with LVDS/TTL interface
- Integrate 1536 channel source driver with single or dual gate function
- Support cascade function with bidirectional shift control (CMOS signal)
- Support panel resolution (HxV) : 1024(RGB) x 768 , 1024(RGB) x 600 ,  
800(RGB) x 600 , 800(RGB) x 480
- 8-bit resolution 256 gray-scale with Dithering ( 6 bits DAC + 2 bit FRC or HFRC)
- Support Pin Control function for Up/Down, Left/Right ... control
- Power for digital circuit(VDD): 2.3V ~ 3.6V
- Power for analog circuit(AVDD): 8V ~ 13.5V
- Operating frequency : 71 MHz (Max.)
- Embedded Gamma Table for special custom request
- V1~V14 for adjusting Gamma correction
- 1 + 2 dot inversion architecture
- Built-In PWM controller for AVDD , Charge pump for VGH / VGL , and VCOM buffer
- Built-In CABC function
- Built-In AUTO pattern
- Built-In SDRRS function
- Support no\_clock detection
- COG package
- Chip size = 25000um x 700um
- Output bump pitch = 15um

## General Description

The NT51008M is a highly integrated solution for small size to middle size a-Si TFT-LCD panels. This chip integrates 1536ch dual gate mode source driver with LVDS and parallel RGB input interface . This chip is special designed for low cost UMPC application.


## Function Block Diagram



NOVATEK CONFIDENTIAL  
NO DISCLOSURE


## Application Block Diagram

### 1. Dual Gate




## 2. Cascade with Two-FPC

**ATTENTION**





## Application Power Circuit



**Note :**

1. VCCP must be 3V~5V and bigger than VDD
2. The value of R1~R6 is suggested to be more than 10K ohm

## Pad Sequence (bump side)



## Pin Descriptions

Designation	I/O	Description		
D07~D00 D17~D10 D27~D20	I	LVDS or Parallel RGB data Input. Select by "IFSEL" pin.		
		Pin name	TTL input mode IFSEL = L	LVDS input mode IFSEL = H
		D2[0], D2[1]	B[0], B[1]	NIND0, PIND0
		D2[2], D2[3]	B[2], B[3]	NIND1, PIND1
		D2[4], D2[5]	B[4], B[5]	NIND2, PIND2
		D2[6], D2[7]	B[6], B[7]	NIND3, PIND3
		LVDS 6 bit data input : PIND[2:0], NIND[2:0]. D[07:00] = R[7:0] data; D[17:10] = G[7:0] data; D[27:20] = B[7:0] data. For TTL 18bit RGB interface, connect two LSB bits of all the R/G/B data buses to GND. Note : D07~D00 → SO1 , SO4 ... SO1531 , SO1534 D17~D10 → SO2 , SO5 ... SO1532 , SO1535 D27~D20 → SO3 , SO6 ... SO1533 , SO1536 Please note the relation between RGB data and Color Filter sequence		
DCLK	I	Clock Input pin for LVDS or TTL mode. Select by "IFSEL" pin.		
		Pin name	TTL input mode IFSEL = L	LVDS input mode IFSEL = H
		DCLK	DCLK	PINC
NINC	I	Negative LVDS differential clock input.		
HSD	I	Horizontal Sync input for TTL mode. Negative polarity. (In LVDS interface , used as 6-bit/8-bit input select . Connected to FPC and pull low HSD = L , 8-bit ; HSD = H , 6-bit)		
VSD	I	Vertical Sync input for TTL mode. Negative polarity. (In LVDS interface , connected to FPC and pull low)		
DEN	I	Data Input Enable. Active High to enable the data input bus under "DE Mode". Normally pull low.		
MODE	I	DE / SYNC mode select under TTL mode. Normally pull high H : DE mode. L : HSD/VSD mode.		
IFSEL	I	TTL and LVDS Interface selection. Normally pull low IFSEL = L : TTL interface IFSEL = H : LVDS interface		
RES[1:0]	I	Display resolution selection. Normally pull low RES[1:0] = "01", for 1024(RGB)*768 display resolution(dual or cascade) RES[1:0] = "00", for 1024(RGB)*600 display resolution(dual or cascade) (Default) RES[1:0] = "10", for 800(RGB)*600 display resolution(dual or cascade) (601~936 channel disable ) RES[1:0] = "11", for 800(RGB)*480 display resolution(dual or cascade) (601~936 channel disable )		
DITHER	I	Dithering function enable control. Normally pull low. In LVDS 6-bit mode , IC don't care DITHER and HFRC setting. DITHER = "1", Enable internal dithering function DITHER = "0", Disable internal dithering function. If in LVD 8-bit mode or TTL mode, IC will bypass D01/D00 , D11/D10 , D21/D20 .		

HFRC	I	H-FRC selection. Normally pull low HFRC = H : H-FRC enable HFRC = L : H-FRC disable <b>If DITHER = "0" , disable dithering function(H-FRC and FRC disable)</b>
DCLKPOL	I	Input clock edge selection. Normally pull low CLKPOL = "1", Latch data at DCLK rising edge. CLKPOL = "0", Latch data at DCLK falling edge. (Default)
DUAL	I	Dual Gate function enables control. Normally pull high DUAL = "1", Enable Dual Gate Function. (Default) DUAL = "0", Disable Dual Gate Function Note: Cascade function will be disabled under "dual gate" mode!!
V1 ~ V14	I	When INTERNAL Gamma Table is used, GAMH tied to AVDDG via resistor for PWR_EN = H , enable PWM or tied to AVDD for PWR_EN = L , disable PWM GAML tied to GND and V1~V14 pad are un-used. When using external gamma voltage, GAMH and GAML are floating , and V1~V14 are the external gamma correction points. The voltage of these pins must be: AGND < V14 < V13 < V12 < V11 < V10 < V9 < V8; V7 < V6 < V5 < V4 < V3 < V2 < V1 < AVDD .
GAMH	I	When INTERNAL Gamma Table is used, GAMH tied to AVDDG via resistor for PWR_EN = H , enable PWM or tied to AVDD for PWR_EN = L , disable PWM. Otherwise floating.
GAML	I	When using INTERNAL Gamma Table , tied to GND . Otherwise floating.
GRB	I	Global reset pin. Active Low to enter Reset State. Normally pull high. Suggest to connecting with an RC reset circuit for stability.
STBYB	I	Standby mode, Normally pulled high. STBYB = "1", normal operation STBYB = "0", timing controller, source driver will turn off, all output are High-Z
MASL	I	Master and Slave Mode selection. Normally pull high. MASL = "H", for Master mode. (Default Mode) MASL = "L", for Slave mode. Only the Master chip will issue the Gate and Cascade control signal.
MASLOC	I	Master location definition pin. Normally pull low. MASLOC = "L", Master locate on right side (Panel top view). (Default Mode) MASLOC = "H", Master locate on left side (Panel top view).
SHLR	I	Source Right or Left sequence control. Normally pull high. SHLR = "L", shift left: last data = S1←S2←S3.....←S1536 = first data. SHLR = "H", shift right: first data = S1→S2→S3.....→S1536 = last data.
UPDN	I	Gate Up or Down scan control. Normally pull low. UPDN = "L", STV2 output vertical start pulse and UD pin output logical "0" to Gate driver. UPDN = "H", STV1 output vertical start pulse and UD pin output logical "1" to Gate driver.
BIST	I	Normal Operation/BIST pattern select. Normally pull low BIST = H : BIST(DCLK input is not needed) BIST = L : Normal Operation
NBW	I	Normally black or normally white setting. Normally pulled low. NBW = H : Normally black NBW = L : Normally white
REV	I	Controls whether the data of D00~D27 are inverted or not, normally pulled low. When "REV"=1 these data will be inverted. EX. "00" → "3F", "07" → "38", "15" → "2A", and so on.

FRAME	I	Frame inverse or not select. Normally pulled low FRAME = "1", Uniform FRAME = "0", Frame inverse (Default)
SEL[1:0]	I	Gate on sequence select. Normally pull low
		SEL[0] SEL[1] Pin control function
		1 1 Z+ 2
		1 0 2
		0 1 $\Sigma$
		0 0 Z
OEVR/OEVL	O	Gate driver control signal (CABC and BIST sync control)
SYNC1R/SYNC1L	O	CABC and BIST sync control
SYNC2R/SYNC2L	O	CABC and BIST sync control
UDR/UDL	O	Gate driver control signal (CABC and BIST sync control)
CKVR/CKVL	O	Gate driver control signal (CABC and BIST sync control)
STV1R/STV1L	O	Gate driver control signal
STV2R/STV2L	O	Gate driver control signal
STBNR/STBNL	O	Gate driver control signal
F_CtrlR/F_CtrlL	O	Gate driver control signal (For special Gate on sequence).  NOTE : In Cascade structure , let this pin floating In Dual Gate structure , connect this pin to gate driver's F_Ctrl . And setting gate driver's SEL[1:0] to "00".
CABC_EN[1:0]	I	CABC H/W enable pin. Normally pull low. When CABC_EN="00", CABC OFF. (Default mode) When CABC_EN="01", User interface Image. When CABC_EN="10", Still Picture. When CABC_EN="11", Moving Image.
DIMI	I	Brightness control signal. Normally pull high
DIMO	O	Backlight dimmer signal for external controller. DIMO = "0", Turn off external backlight controller DIMO = "1", Logical control signal to turn on external backlight controller NOTE : If CABC OFF , DIMO = DIMI . Else DIMO is controlled by CABC
PINCTL	I	Enable pin control function. Normally pull high PINCTL="0", Disable pin control function and enable 3-wire control register. Following pin setting will be inactive: MODE, RES[1:0], DITHER, HFRC, DCLKPOL, SHLR, UPDN, BIST, NBW, FRAME, SEL[1:0], CABC_EN[1:0], OPDRV, PWR_EN PINCTL="1", Enable pin control function. NOTE: The related 3-wire control register bit control will be disabled under PINCTL="1".
OPDRV	I	Source OP driving selection. Normally pull low OPDRV = H : 133% OPDRV = L : normal
CSB	I	Serial communication chip select. Normally pull low
SDA	I/O	Serial communication data input. Normally pull low
SCL	I	Serial communication clock input. Normally pull low
AVDD	PI	Power supply for analog circuits
AGND	PI	Ground pins for analog circuits
VDD	PI	Power supply for digital circuits

GND	PI	Ground pins for digital circuits
VDD_LVDS	PI	LVDS power
GND_LVDS	PI	LVDS ground
PWR_EN	I	POWER enable. Normally pull low PWR_EN = H , enable PWM , Charge pump and VCOM buffer PWR_EN = L , disable PWM , Charge pump and VCOM buffer
FBA	VI	PWM controller feedback input. (for AVDD)
DRVA	O	PWM output driver signal for the boost converter (for AVDD)
FBH	VI	Charge Pump controller feedback input. (for VGH)
DRVH	O	Charge Pump driver signal for the boost converter (for VGH)
FBL	VI	Charge Pump controller feedback input. (for VGL)
DRVL	O	Charge Pump driver signal for the boost converter (for VGL)
DRV_B	O	Inverse of DRVL(for VGL)
VCOMI	I	VCOM buffer in
VCOMO	O	VCOM buffer out
AVDDG	O	AVDD regulate output
SO1~SO1536	O	Source Driver Output Signals. All outputs will be of unknown values under stand-by mode.
COM1_IN COM1_OUT	S	Internal link together between input side and output side.
COM2_IN COM2_OUT	S	Internal link together between input side and output side.
TP	T	Test pin for Novatek only. Float these pins for normal operation.
SHIELDING	SH	IC Shielding pads. Those pins are internally connected to the AGND. DO NOT connect to any WOA on the panel.
DASHD	SH	Data Bus Shielding pad. Those pins are internally connected to the GND. RECOMMAND to add shielding lines on the FPC to reduce EMI.
DUM	D	Dummy pads. Those pins are floating pads.

**Note:**

I: Input, O: Output, P: Power, D: Dummy, S: Shorted line, M: Mark, PI: Power input, PO: Power output,  
T: Testing, SH: Shielding, I / O: Input / Output, PS: Power Setting, C: Capacitor pin.

**NT51008M Pass Line Description:**

Pass Line No:	Pad Name	
1	COM1_IN	COM1_OUT
2	COM2_IN	COM2_OUT

## Value of Wiring Resistance

The recommended wiring resistance values are shown below. The wiring resistance values affect the current capacity of the power supply, so be sure to design using values that do not exceed those recommended.

Pin Name	Wiring resistance value( $\Omega$ )	Pin Name	Wiring resistance value( $\Omega$ )
AVDD	<5	RES0	<100
AGND	<5	RES1	<100
VDD	<5	SHLR	<100
GND	<5	UPDN	<100
V1~V14	<5	BIST	<100
DRVx	<5	MODE	<100
FBx	<5	DCLKPOL	<100
VCOMI	<5	DIMO	<100
VCOMO	<5	IFSEL	<100
D00~D07	<5	F_CtrIx	<500
D10~D17	<5	OEVx	<500
D20~D27	<5	UDx	<500
DCLK	<5	CKVx	<500
NINC	<5	STV1x	<500
VSD	<20	STV2x	<500
HSD	<20	STBNx	<500
DEN	<20		
GRB	<100		
STBYB	<100		
DITHER	<100		

## 3-Wire Serial Port Interface

### 1. 3-Wire Command Format


NT51008M use the 3-wire serial port as communication interface for all the function and parameter setting.

3-Wire communication can be bi-directional controlled by the “R/W” bit in address field. NT51008M 3-Wire engine act as a “slave mode” for all the time, and will not issue any command to the 3-Wire bus itself.

Under read mode, 3-Wire engine will return the data during “Data phase”. The returned data should be latched at the rising edge of SCL by external controller. Data in the “Hi-Z phase” will be ignored by 3-Wire engine during write operation, and should be ignored during read operation also. During read operation, external controller should float SDA pin under “Hi-Z phase” and “Data phase”.

Each Read/Write operation should be exactly 16 bit. To prevent from incorrect setting of the internal register, any write operation with more or less than 16 bit data during a CSB Low period will be ignored by 3-Wire engine.

For prevent from incorrect setting of the internal register. Please refer to the section of “3-Wire Timing Diagram” for the detail timing.



**3-Wire Command Format:**

Bit	Description
D15-D10	Register Address [5:0].
D9	W/R control bit. “0” for Write; “1” for Read
D8	Hi-Z bit during read mode. Any data within this bits will be ignored during write mode
D7-D0	Data for the W/R operation to the address indicated by Address phase

**3-Wire Writer Format:**

MSB	LSB																
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
Register Address [5:0]						0	X	DATA (Issue by external controller)									

**3-Wire Read Format:**

MSB	LSB																
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
Register Address [5:0]						1	Hi-Z	DATA (Issue by 3-Wire engine)									

### 2. 3-Wire Control Registers

Following table list all the 3-Wire control registers and bit name definition for NT51008M. Refer to the next section for detail register function description, please.

Setting of all the 3-Wire registers will take effect at the coming falling edge of VSD except GRB and STB bit.

**R0: System Control Register**

Designation	Address	Description
MODE	R0[0]	DE / SYNC mode select. MODE="0", HSD/VSD mode. MODE="1", DE mode. (Default)
DCLKPOL	R0[1]	DCLK polarity control bit. DCLKPOL="0": Data sampling at DCLK falling edge. (Default) DCLKPOL="1": Data sampling at DCLK rising edge.
GRB	R0[2]	Global reset bit. GRB="0", The controller is in reset state. GRB="1", Normal operation. (Default)
STBYB	R0[3]	Standby mode selection bit. STBYB="0", Timing control, driver and DC-DC converter, are off, and all outputs are High-Z. STBYB="1", Normal operation. (Default)
UPDN	R0[4]	G Gate Up or Down scan control. UPDN = "0", STV2 output vertical start pulse and UD pin output logical "0" to Gate driver. (Default) UPDN = "1", STV1 output vertical start pulse and UD pin output logical "1" to Gate driver.
SHLR	R0[5]	Right/Left sequence control of source driver. SHLR="0", Shift left: Last data=S1->S2->S3 ... <-S960=First data. SHLR="1", Shift right: First data=S1->S2->S3 ... ->S960=Last data. (Default)
	R0[6]	Reserved
PWR_EN	R0[7]	POWER enable. PWR_EN = H , enable PWM , Charge pump and VCOM buffer PWR_EN = L , disable PWM , Charge pump and VCOM buffer (Default)

**R1: System Control Register**

Designation	Address	Description
		Reserved
RES[1:0]	R1[2:1]	Display resolution selection. RES[1:0] = "01", for 1024(RGB)*768 display resolution(dual or cascade) RES[1:0] = "00", for 1024(RGB)*600 display resolution(dual or cascade) (Default) RES[1:0] = "10", for 800(RGB)*600 display resolution(dual or cascade) (601~936 channel disable ) RES[1:0] = "11", for 800(RGB)*480 display resolution(dual or cascade) (601~936 channel disable )
BIST	R1[3]	Normal Operation/BIST pattern select. BIST = H : BIST(DCLK input is not needed) BIST = L : Normal Operation (Default)
DITHER	R1[4]	Dithering function enable control. DITHER = "1", Enable internal dithering function DITHER = "0", Disable internal dithering function (Default)
HFRC	R1[5]	H-FRC selection. HFRC = H : H-FRC enable HFRC = L : H-FRC disable (Default) <b>If DITHER = "0" , disable dithering function(H-FRC and FRC disable)</b>
CABC_EN[1:0]	R1[7:6]	CABC H/W enable pin. Normally pull low. When CABC_EN="00", CABC OFF. (Default mode) When CABC_EN="01", User interface Image. When CABC_EN="10", Still Picture. When CABC_EN="11", Moving Image.

**R2: System Control Register**

Designation	Address	Description
		Reserved
NBW	R2[6]	Normally black or normally white setting. NBW = H : Normally black NBW = L : Normally white (Default)
INVSEL	R2[7]	One dot or Two dot inversion selection. Refer to Note1. INVSEL = "0", 1+2 dot inversion. (Default) INVSEL = "1", two line dot inversion.

**R3: Gate on sequence Controller Register**


Designation	Address	Description															
SEL[1:0]	R3[1:0]	<p>Gate on sequence select</p> <table border="1"> <thead> <tr> <th>SEL[0]</th><th>SEL[1]</th><th>Pin control function</th></tr> </thead> <tbody> <tr> <td>1</td><td>1</td><td>Z+2</td></tr> <tr> <td>1</td><td>0</td><td>2</td></tr> <tr> <td>0</td><td>1</td><td>(GIP also work)</td></tr> <tr> <td>0</td><td>0</td><td>Z(Default) (GIP also work)</td></tr> </tbody> </table>	SEL[0]	SEL[1]	Pin control function	1	1	Z+2	1	0	2	0	1	(GIP also work)	0	0	Z(Default) (GIP also work)
SEL[0]	SEL[1]	Pin control function															
1	1	Z+2															
1	0	2															
0	1	(GIP also work)															
0	0	Z(Default) (GIP also work)															
FRAME	R3[2]	<p>Frame inverse or not select.</p> <p>FRAME = "1", Uniform</p> <p>FRAME = "0", Frame inverse (Default)</p>															
		Reserved															

## Function Description


### 1. Power On/Off Sequence

In order to prevent IC from power on reset fail, the rising time ( $T_{POR}$ ) of the digital power supply VDD should be maintained within the given specifications. Refer to "AC Characteristics" for more detail on timing.

#### Power-On/Off Timing Sequence:



#### Enter and Exit Standby Mode Sequence:



\*Note : Low level = 3FH , when NBW = L (Normally white)  
 Low level = 00H , when NBW = H (Normally black)

## 2. Input Data VS Output Channels

### 1. DUAL="0"

(1) SHLR="1", right shift

Output	SO1	SO2	SO3	---	SO1534	SO1535	SO1536
Order	First data			→	Last data		
Odd Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20
Even Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20

(2) SHLR="0", left shift

Output	SO1	SO2	SO3	---	SO1534	SO1535	SO1536
Order	Last data			←	First data		
Odd Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20
Even Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20

### 2. DUAL="1"

(1) SHLR="1", right shift

Output	SO1	SO2	SO3	---	SO1534	SO1535	SO1536
Order	First data			→	Last data		
Odd Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Odd Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20
Even Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Even Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20


(2) SHLR="0", left shift

Output	SO1	SO2	SO3	---	SO1534	SO1535	SO1536
Order	Last data			←	First data		
Odd Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Odd Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20
Even Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Even Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20

### 3. Input Data VS Output Voltage

The figure below shows the relationship between the input data and the output voltage. Refer to the following pages for the relative resistor values and voltage calculation method.

Gamma Tables very for each customer. Contact Novatek for more detail information.



Remark:

$AVDD - 0.1V \geq V1 \geq V2 \geq V3 \geq V4 \geq V5 \geq V6 \geq V7; V8 \geq V9 \geq V10 \geq V11 \geq V12 \geq V13 \geq V14 \geq AGND + 0.1V$

## 4. Input Data and Output Voltage Reference Table

Note: Gamma Tables vary for each custom. Contact Novatek for more detailed information.

@AVDD=11V

Chip Version	V1	V2	V3	V4	V5	V6	V7	V8	V9	V10	V11	V12	V13	V14	[unit]
NT51008M	10.242	9.99	8.542	8.057	7.719	7.354	6.014	5.497	4.608	3.609	3.097	2.494	0.553	0.165	V

### Negative Polarity

Data	Negative Polarity
3FH	AVDD X 0.500
3EH	AVDD X 0.419
3DH	AVDD X 0.402
3CH	AVDD X 0.390
3BH	AVDD X 0.381
3AH	AVDD X 0.374
39H	AVDD X 0.368
38H	AVDD X 0.363
37H	AVDD X 0.358
36H	AVDD X 0.353
35H	AVDD X 0.348
34H	AVDD X 0.344
33H	AVDD X 0.340
32H	AVDD X 0.336
31H	AVDD X 0.332
30H	AVDD X 0.328
2FH	AVDD X 0.325
2EH	AVDD X 0.322
2DH	AVDD X 0.319
2CH	AVDD X 0.315
2BH	AVDD X 0.314

Data	Negative Polarity
2AH	AVDD X 0.310
29H	AVDD X 0.307
28H	AVDD X 0.304
27H	AVDD X 0.301
26H	AVDD X 0.298
25H	AVDD X 0.296
24H	AVDD X 0.293
23H	AVDD X 0.290
22H	AVDD X 0.287
21H	AVDD X 0.284
20H	AVDD X 0.282
1FH	AVDD X 0.279
1EH	AVDD X 0.276
1DH	AVDD X 0.273
1CH	AVDD X 0.270
1BH	AVDD X 0.266
1AH	AVDD X 0.263
19H	AVDD X 0.260
18H	AVDD X 0.257
17H	AVDD X 0.254
16H	AVDD X 0.250

Data	Negative Polarity
15H	AVDD X 0.247
14H	AVDD X 0.243
13H	AVDD X 0.239
12H	AVDD X 0.235
11H	AVDD X 0.231
10H	AVDD X 0.227
0FH	AVDD X 0.222
0EH	AVDD X 0.216
0DH	AVDD X 0.211
0CH	AVDD X 0.204
0BH	AVDD X 0.198
0AH	AVDD X 0.191
09H	AVDD X 0.183
08H	AVDD X 0.175
07H	AVDD X 0.165
06H	AVDD X 0.154
05H	AVDD X 0.141
04H	AVDD X 0.126
03H	AVDD X 0.107
02H	AVDD X 0.083
01H	AVDD X 0.050
00H	AVDD X 0.015

**Positive Polarity**


Data	Positive Polarity
00H	AVDD X 0.931
01H	AVDD X 0.908
02H	AVDD X 0.884
03H	AVDD X 0.865
04H	AVDD X 0.850
05H	AVDD X 0.838
06H	AVDD X 0.828
07H	AVDD X 0.820
08H	AVDD X 0.813
09H	AVDD X 0.807
0AH	AVDD X 0.801
0BH	AVDD X 0.796
0CH	AVDD X 0.792
0DH	AVDD X 0.788
0EH	AVDD X 0.783
0FH	AVDD X 0.780
10H	AVDD X 0.777
11H	AVDD X 0.773
12H	AVDD X 0.770
13H	AVDD X 0.766
14H	AVDD X 0.763

Data	Positive Polarity
15H	AVDD X 0.760
16H	AVDD X 0.757
17H	AVDD X 0.754
18H	AVDD X 0.751
19H	AVDD X 0.749
1AH	AVDD X 0.746
1BH	AVDD X 0.743
1CH	AVDD X 0.741
1DH	AVDD X 0.739
1EH	AVDD X 0.737
1FH	AVDD X 0.735
20H	AVDD X 0.732
21H	AVDD X 0.730
22H	AVDD X 0.728
23H	AVDD X 0.726
24H	AVDD X 0.724
25H	AVDD X 0.722
26H	AVDD X 0.720
27H	AVDD X 0.718
28H	AVDD X 0.716
29H	AVDD X 0.715


Data	Positive Polarity
2AH	AVDD X 0.713
2BH	AVDD X 0.712
2CH	AVDD X 0.709
2DH	AVDD X 0.708
2EH	AVDD X 0.706
2FH	AVDD X 0.704
30H	AVDD X 0.702
31H	AVDD X 0.701
32H	AVDD X 0.700
33H	AVDD X 0.698
34H	AVDD X 0.696
35H	AVDD X 0.695
36H	AVDD X 0.694
37H	AVDD X 0.693
38H	AVDD X 0.691
39H	AVDD X 0.689
3AH	AVDD X 0.686
3BH	AVDD X 0.684
3CH	AVDD X 0.682
3DH	AVDD X 0.677
3EH	AVDD X 0.669
3FH	AVDD X 0.547

## Data Input Format for LVDS

6bit LVDS input




8-bit LVDS input (HSD='L')




## Data Input Format for TTL

### Vertical input timing



### Horizontal input timing



### Parallel RGB input timing table

For 1024x768 panel

#### DE mode

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
DCLK frequency @ Frame rate = 60Hz	fclk	52	65	71	MHz
Horizontal display area	thd	1024			DCLK
H SYNC period time	th	1114	1344	1400	DCLK
H SYNC blanking	thb+thfp	90	320	376	DCLK
Vertical display area	tvd	768			H
V SYNC period time	tv	778	806	845	H
V SYNC blanking	tvb+tvfp	10	38	77	H

#### HV mode

##### Horizontal input timing

Parameter	Symbol	Value			Unit	
Horizontal display area	thd	1024			DCLK	
DCLK frequency @ Frame rate = 60Hz	fclk	Min.	Typ.	Max.		
		57	65	70.5	MHz	
1 Horizontal Line	th	1200	1344	1400	DCLK	
H SYNC pulse width	Min.	1				
	Typ.	-				
	Max.	140				
H SYNC blanking	thb	160	160	160		
H SYNC front porch	thfp	16	160	216		

##### Vertical input timing

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Vertical display area	tvd	768			H
V SYNC period time	tv	792	806	840	H
V SYNC pulse width	tvpw	1	-	20	H
V SYNC Blanking (tvb)	tvb	23	23	23	H
V SYNC Front porch (tvfp)	tvfp	1	15	49	H

For 1024x600 panel

**DE mode**

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
DCLK frequency @ Frame rate = 60Hz	fclk	40.8	51.2	67.2	MHz
Horizontal display area	thd	1024			DCLK
H SYNC period time	th	1114	1344	1400	DCLK
H SYNC blanking	thb+thfp	90	320	376	DCLK
Vertical display area	tvd	600			H
V SYNC period time	tv	610	635	800	H
V SYNC blanking	tvb+tvfp	10	35	200	H

**HV mode**

**Horizontal input timing**

Parameter	Symbol	Value			Unit	
		Min.	Typ.	Max.		
Horizontal display area	thd	1024			DCLK	
DCLK frequency @ Frame rate = 60Hz	fclk	44.9	51.2	63	MHz	
1 Horizontal Line	th	1200	1344	1400	DCLK	
H SYNC pulse width	Min.	1				
	Typ.	-				
	Max.	140				
H SYNC blanking	thb	160	160	160		
H SYNC front porch	thfp	16	160	216		

**Vertical input timing**

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Vertical display area	tvd	600			H
V SYNC period time	tv	624	635	750	H
V SYNC pulse width	tvpw	1	-	20	H
V SYNC Blanking (tvb)	tvb	23	23	23	H
V SYNC Front porch (tvfp)	tvfp	1	12	127	H

For 800x600 panel

**DE mode**

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
DCLK frequency @ Frame rate = 60Hz	fclk	32.6	39.6	62.4	MHz
Horizontal display area	thd	800			DCLK
H SYNC period time	th	890	1000	1300	DCLK
H SYNC blanking	thb+thfp	90	200	500	DCLK
Vertical display area	tvd	600			H
V SYNC period time	tv	610	660	800	H
V SYNC blanking	tvb+tvfp	10	60	200	H

**HV mode**

**Horizontal input timing**

Parameter	Symbol	Value			Unit	
		Min.	Typ.	Max.		
Horizontal display area	thd	800			DCLK	
DCLK frequency @ Frame rate = 60Hz	fclk	34.5	39.6	50.4	MHz	
1 Horizontal Line	th	900	1000	1200	DCLK	
H SYNC pulse width	Min.	1				
	Typ.	-				
	Max.	40				
H SYNC blanking	thb	88	88	88		
H SYNC front porch	thfp	12	112	312		

**Vertical input timing**

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Vertical display area	tvd	600			H
V SYNC period time	tv	640	660	700	H
V SYNC pulse width	tvpw	1	-	20	H
V SYNC Blanking (tvb)	tvb	39	39	39	H
V SYNC Front porch (tvfp)	tvfp	1	21	61	H

For 800x480 panel

#### DE mode

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
DCLK frequency @ Frame rate = 60Hz	fclk	26.2	29.2	54.6	MHz
Horizontal display area	thd	800			DCLK
H SYNC period time	th	890	928	1300	DCLK
H SYNC blanking	thb+thfp	90	128	500	DCLK
Vertical display area	tvd	480			H
V SYNC period time	tv	490	525	700	H
V SYNC blanking	tvb+tvfp	10	45	220	H

#### HV mode

##### Horizontal input timing

Parameter	Symbol	Value			Unit	
		Min.	Typ.	Max.		
Horizontal display area	thd	800			DCLK	
DCLK frequency @ Frame rate = 60Hz	fclk	27.7	29.2	39.6	MHz	
1 Horizontal Line	th	900	928	1100	DCLK	
H SYNC pulse width	Min.	1				
	Typ.	-				
	Max.	40				
H SYNC blanking	thb	88	88	88		
H SYNC front porch	thfp	12	40	212		

##### Vertical input timing

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Vertical display area	tvd	480			H
V SYNC period time	tv	513	525	600	H
V SYNC pulse width	tvpw	1	-	3	H
V SYNC Blanking (tvb)	tvb	32	32	32	H
V SYNC Front porch (tvfp)	tvfp	1	13	88	H

## Absolute Maximum Ratings

	MIN.	MAX.	UNIT
<b>Logic supply voltage, VDD</b> <b>Digital input voltage</b>	-0.5	5	V
<b>Analog supply voltage, AVDD</b> <b>Gamma voltage , V1~V14</b> <b>OUT1 ~ OUT1536</b>	-0.5	15	V

## TEMPREATURE

	MIN.	MAX.	UNIT
<b>Operating temperature</b>	-20	85	°C
<b>Storage temperature</b>	-55	125	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or under any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Electrical Characteristics

(VDD= 2.3 to 3.6V, AVDD= 8 to 13.5V, GND=AGND= 0V, TA= -20 to +85°C)


TTL mode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Low level input voltage	Vil	0	-	0.3xVDD	V	For the digital circuit
High level input voltage	Vih	0.7xVD D	-	VDD	V	For the digital circuit
Input leakage current	Ii	-	-	$\pm 1$	$\mu A$	For the digital circuit
High level output voltage	Voh	VDD-0. 4	-	-	V	$I_{oh} = -400\mu A$
Low level output voltage	Vol	-	-	GND+0.4	V	$I_{ol} = +400\mu A$
Pull low/high resistor	Ri	200K	250K	300K	ohm	For the digital input pin @ VDD=3.3V
Digital Operating Current	Idd	-	<b>15</b>	<b>25</b>	mA	Fclk=65 MHz, FLD=50KHz, VDD=3.3V
Digital Stand-by Current	Ist1	-	<b>10</b>	<b>50</b>	$\mu A$	Clock & all functions are stopped
Analog Operating Current	Idda	-	<b>10</b>	<b>12</b>	mA	No load, Fclk=65MHz, FLD=50KHz @ AVDD=10V, V1=8V, V14=0.4V
Analog Stand-by Current	Ist2	-	<b>10</b>	<b>50</b>	$\mu A$	No load, Clock & all functions are stopped
Input level of V1 ~ V7	Vref1	0.4* AVDD	-	AVDD-0.1	V	Gamma correction voltage input
Input level of V8 ~ V14	Vref2	0.1	-	0.6* AVDD	V	Gamma correction voltage input
Output Voltage deviation	Vod1	-	$\pm 20$	$\pm 35$	mV	$V_o = AGND+0.1V \sim AGND+0.5V \&$ $V_o = AVDD-0.5V \sim AVDD-0.1V$
Output Voltage deviation	Vod2	-	$\pm 15$	$\pm 20$	mV	$V_o = AGND+0.5V \sim AVDD-0.5V$
Output Voltage Offset between Chips	Voc	-	-	$\pm 20$	mV	$V_o = AGND+0.5V \sim AVDD-0.5V$
Dynamic Range of Output	Vdr	0.1	-	AVDD-0.1	V	SO1 ~ SO1536
Sinking Current of Outputs	IOLy	80	-	-	uA	SO1 ~ SO1536; Vo=0.1V v.s 1.0V , AVDD=13.5V
Driving Current of Outputs	IOHy	80	-	-	uA	SO1 ~ SO1536; Vo=13.4V v.s 12.5V , AVDD=13.5V
Resistance of Gamma Table	Rg	0.7*Rn	1.0*Rn	1.3*Rn	ohm	Rn: Internal gamma resistor


LVDS mode (Receiver Differential Input: PIND0~PIND3, NIND0~NIND3, PINC, NINC)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Differential input high threshold voltage	$R_{xVTH}$			+0.1	V	$R_{xVCM} = 1.2V$
Differential input low threshold voltage	$R_{xVTL}$	-0.1			V	
Input voltage range (singled-end)	$R_{xVIN}$	0		2.4	V	
Differential input common mode voltage	$R_{xVCM}$	$ V_{ID} /2$		$2.4 -  V_{ID} /2$	V	
Differential input voltage	$ V_{ID} $	0.2		0.6	V	
Differential input leakage current	$RV_{xIz}$	-10		+10	$\mu A$	
LVDS Digital Operating Current	Iddlvds	-	40	50	mA	Fclk=65 MHz, VDD=3.3V
LVDS Digital Stand-by Current	Istlvds	-	10	50	$\mu A$	Clock & all Functions are stopped

### Single-end Signals



### Differential Signal



## Power

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
DRV output voltage for PWM	VDRV	0	-	VDD	V	
Feedback voltage for PWM	VFB	1.1	1.2	1.3	V	
Duty cycle maximum	Dmax	-	-	85	%	
VCOM buffer input voltage	VCOMI	3	5	7	V	
VCOM buffer output voltage	VCOMO	VCOMI - 0.2	VCOMI	VCOMI+ 0.2	V	
AVDDG output variation	VAVDDG	10.9	11	11.1	V	AVDD = 11.5V , No load

NOVATEK CONFIDENTIAL  
NO DISCLOSURE

## AC Electrical Characteristics


(VDD= 2.3 to 3.6V, AVDD= 8 to 13.5V, GND=AGND= 0V, TA= -20 to +85°C)



TTL mode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
VDD Power On Slew rate	$T_{POR}$	-	-	20	ms	From 0V to 90% VDD
RSTB pulse width	$T_{Rst}$	50	-	-	us	DCLK = 65MHz
DCLK cycle time	$T_{Cph}$	14			ns	
DCLK pulse duty	$T_{Cwh}$	40	50	60	%	
VSD setup time	$T_{Vst}$	5	-	-	ns	
VSD hold time	$T_{Vhd}$	5	-	-	ns	
HSD setup time	$T_{Hst}$	5	-	-	ns	
HSD hold time	$T_{Hhd}$	5	-	-	ns	
Data set-up time	$T_{DSU}$	5	-	-	ns	$D0[7:0], D1[7:0], D2[7:0]$ to DCLK
Data hold time	$T_{DHD}$	5	-	-	ns	$D0[7:0], D1[7:0], D2[7:0]$ to DCLK
DE setup time	$T_{ESU}$	5	-	-	ns	
DE hold time	$T_{EHD}$	5	-	-	ns	
Output stable time	$T_{SST}$	-	-	6	us	10% to 90% target voltage. $CL=90pF, R=10K\text{ ohm}$ (Cascade)
				3	us	Dual gate

LVDS mode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Clock frequency	$R_{xFCLK}$	20		71	MHz	
Input data skew margin	$T_{RSKM}$	500			pS	$ V_{ID}  = 400mV$ $R_{xVCM} = 1.2V$ $R_{xFCLK} = 71\text{ MHz}$
Clock high time	$T_{LVCH}$		$4/(7 * R_{xFCLK})$		ns	
Clock low time	$T_{LVCL}$		$3/(7 * R_{xFCLK})$		ns	
PLL wake-up time	$T_{enPLL}$			150	uS	





SSC tolerance of LVDS receiver						
Symbol	parameter	condition	Min.	Typ.	Max.	Units
<b>SSCMF</b>	Modulation Frequency		23		93	KHz
<b>SSCMR</b>	Modulation Rate	LVDS clock = 71MHz center spread			±3	%


## Output Timing Table

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
DCLK Frequency	Fclk	-	65	71	MHz	VDD = 2.3V ~3.6V
DCLK Cycle Time	Tclk	14.1	15.4	-	ns	
DCLK Pulse Duty	Tcwh	40	50	60	%	Tclk
Time from HSD to Source Output	Thso	-	64	-	DCLK	
Time from HSD to LD	Thld	-	64	-	DCLK	
Time from HSD to STV	Thstv	-	2	-	DCLK	
Time from HSD to CKV	Thckv	-	20	-	DCLK	
Time from HSD to OEV	Thoev	-	4	-	DCLK	
LD Pulse Width	Twld	-	10	-	DCLK	
CKV Pulse Width	Twckv	-	66	-	DCLK	
OEV Pulse Width	Twoev	-	74	-	DCLK	


NOVATEK CONFIDENTIAL  
NO DISCLOSURE

## Timing Diagram


### 1. Input Clock and Data Timing Diagram




### 2. Source Output Timing Diagram (Cascade)




### 3. Vertical Timing Diagram HV (Cascade)




### 4. Vertical Timing Diagram DE (Cascade)




### 5. Gate output timing diagram (Cascade)




## 6. Vertical Timing Diagram HV (Dual Gate)



## 7. Vertical Timing Diagram DE (Dual Gate)




## 8. Gate output timing diagram (Dual Gate)



## 9. SDRRS timing diagram

### SDRRS (seamless display refresh rate switching)

When Showing the still picture, it is accept to reduce the refresh rate from 60Hz to low refresh rate (for example 40Hz). The purpose is mainly for power saving. INTEL defined a timing chart switch between different refresh rate. Following this timing chart, the switch between different refresh rates is seamless for end user.




T1 - Min delay from start of vert blank to start of timing change: 2 lines (HSYNC periods)

T2 - Max delay for clock to transition to new frequency: 100us


T3 - Max receiver lock delay from stable clock: Display specific (TBD)

T4 - Max period during which panel maintains display (T2+T3): Display specific (TBD)

## Chip Outline Dimensions



## Alignment Mark




## Pad Information

<b>Symbol</b>	<b>Dimension (um)</b>
A	15
A1	30
A2	100
A3	30
B	30
B1	50
B2	70
B3	50
B4	50
C	65
C1	85
C2	100

<b>Symbol</b>	<b>Dimension (um)</b>
D	30
D1	40
D2	80
D3	43
D4	33
D5	96
D6	74
D7	20
E1	25000
E2	700
E3	256
E4	57(max)
E5	57(max)

\*Note: Chip dimension includes scribe line.

## Pad Coordinate



Pad	TextName	CX	CY
1	COM1_IN	-12377.5	-243
2	COM1_IN	-12292.5	-243
3	TP	-12207.5	-243
4	TP	-12122.5	-243
5	TP	-12037.5	-243
6	TP	-11952.5	-243
7	SHIELDING	-11867.5	-243
8	AGND	-11782.5	-243
9	AGND	-11697.5	-243
10	AGND	-11612.5	-243
11	AGND	-11527.5	-243
12	SHIELDING	-11442.5	-243
13	AVDD	-11357.5	-243
14	AVDD	-11272.5	-243
15	AVDD	-11187.5	-243
16	AVDD	-11102.5	-243
17	SHIELDING	-11017.5	-243
18	GND	-10932.5	-243
19	GND	-10847.5	-243
20	GND	-10762.5	-243
21	GND	-10677.5	-243
22	SHIELDING	-10592.5	-243
23	VDD	-10507.5	-243
24	VDD	-10422.5	-243
25	VDD	-10337.5	-243
26	VDD	-10252.5	-243
27	SHIELDING	-10167.5	-243
28	TP	-10082.5	-243
29	TP	-9997.5	-243
30	TP	-9912.5	-243
31	TP	-9827.5	-243
32	TP	-9742.5	-243
33	TP	-9657.5	-243
34	TP	-9572.5	-243
35	TP	-9487.5	-243
36	TP	-9402.5	-243
37	TP	-9317.5	-243
38	SHIELDING	-9232.5	-243
39	DIMI	-9147.5	-243
40	DIMI	-9062.5	-243
41	NBW	-8977.5	-243

42	NBW	-8892.5	-243
43	PINCTL	-8807.5	-243
44	PINCTL	-8722.5	-243
45	SHIELDING	-8637.5	-243
46	DIMO	-8552.5	-243
47	DIMO	-8467.5	-243
48	SHIELDING	-8382.5	-243
49	DITHER	-8297.5	-243
50	DITHER	-8212.5	-243
51	HFRC	-8127.5	-243
52	HFRC	-8042.5	-243
53	TP	-7957.5	-243
54	TP	-7872.5	-243
55	FRAME	-7787.5	-243
56	FRAME	-7702.5	-243
57	SEL[0]	-7617.5	-243
58	SEL[0]	-7532.5	-243
59	SEL[1]	-7447.5	-243
60	SEL[1]	-7362.5	-243
61	CSB	-7277.5	-243
62	CSB	-7192.5	-243
63	SHIELDING	-7107.5	-243
64	SDA	-7022.5	-243
65	SDA	-6937.5	-243
66	SHIELDING	-6852.5	-243
67	SCL	-6767.5	-243
68	SCL	-6682.5	-243
69	SHIELDING	-6597.5	-243
70	VDD	-6512.5	-243
71	VDD	-6427.5	-243
72	VDD	-6342.5	-243
73	VDD	-6257.5	-243
74	SHIELDING	-6172.5	-243
75	GND	-6087.5	-243
76	GND	-6002.5	-243
77	GND	-5917.5	-243
78	GND	-5832.5	-243
79	SHIELDING	-5747.5	-243
80	AVDD	-5662.5	-243
81	AVDD	-5577.5	-243
82	AVDD	-5492.5	-243
83	AVDD	-5407.5	-243
84	SHIELDING	-5322.5	-243
85	AGND	-5237.5	-243
86	AGND	-5152.5	-243
87	AGND	-5067.5	-243
88	AGND	-4982.5	-243
89	SHIELDING	-4897.5	-243
90	V1	-4812.5	-243
91	V1	-4727.5	-243
92	V2	-4642.5	-243
93	V2	-4557.5	-243
94	V3	-4472.5	-243
95	V3	-4387.5	-243
96	V4	-4302.5	-243
97	V4	-4217.5	-243
98	V5	-4132.5	-243
99	V5	-4047.5	-243
100	V6	-3962.5	-243
101	V6	-3877.5	-243
102	V7	-3792.5	-243
103	V7	-3707.5	-243
104	GAMH	-3622.5	-243
105	GAMH	-3537.5	-243
106	SHIELDING	-3452.5	-243
107	DASHD	-3367.5	-243
108	VSD	-3282.5	-243
109	DASHD	-3197.5	-243
110	HSD	-3112.5	-243
111	DASHD	-3027.5	-243
112	DEN	-2942.5	-243
113	GND_LVDS	-2857.5	-243
114	GND_LVDS	-2772.5	-243
115	GND_LVDS	-2687.5	-243
116	GND LVDS	-2602.5	-243
117	D27	-2517.5	-243
118	D26	-2432.5	-243
119	DASHD	-2347.5	-243
120	D25	-2262.5	-243
121	D24	-2177.5	-243
122	DASHD	-2092.5	-243
123	D23	-2007.5	-243
124	D22	-1922.5	-243
125	DASHD	-1837.5	-243




















## Appendix A : BIST pattern

R → G → B → Black → White → Color Bar → Horizontal 256 gray scale → Vertical 256 gray scale → Crosstalk pattern → Chess board (L255/L0) → Flicker pattern → Black background with white out frame



## Important Notice

The Company shall make use of the Confidential Information solely for the Purpose. The Company is prohibited from using the Confidential Information other than the Purpose, including but not limited to the human life safety related to, such as Aviation navigation systems, Surgical instruments, Military equipments, Automotive Driver Safety Assistant System etc.

NOVATEK CONFIDENTIAL  
NO DISCLOSURE