


PRODUCT SPECIFICATION

CDTECH Model: **S101BWX49HP-DC93**

CUSTOMER Model: **-**

Description: **10.1 " TFT-LCD Module with CTP**

Version: **1.0**

CDTECH	PREPARED BY	CHECKED BY	APPROVED BY
SIGNATURE			
DATE	2025.2.13	2025.2.13	2025.2.13

CUSTOMER APPROVAL	SIGNATURE	DATE



Record of Revisions

[illegible]



Contents

1. General Specifications	4
2. Absolute Maximum Ratings	5
3. Electrical Characteristics	5
4. Interface Pin Assignment	7
5. Interface Characteristics	8
6. Optical Specifications	15
7. Reliability Test Items	19
8. Mechanical Drawing	20
9. Packing	21
10. Precautions for Use of LCD modules	22

1. General Specifications

1.1 LCM General Information

Item	Specification	Unit
LCD Size	10.1	inch
Number of Pixels	800 (H) RGB x 1280 (V)	pixels
Display Mode	Normally Black	-
Viewing Direction	Free	-
Interface	MIPI	-
Display Colors	16.7M	colors
Outline Dimension	165.60 (H) x 246.96 (V) x 5.16 (D)	mm
Active Area	135.36 (H) x 216.58 (V)	mm
Pixel Pitch	0.1692 (H) x 0.1692 (V)	mm
Driver IC	ILI9881C	-
Operation Temperature	-20~70	°C
Storage Temperature	-30~70	°C

1.2 Touch Panel Information

Item	Specification
Touch Structure	G+G
Bonding Type with LCM	Perimeter Bonding
Driver IC	GT928
Interface	I ² C
Touch Count Max	10 Points
Surface treatment	-
Surface hardness	6H
I2C slave address	0x28
Origin of coordinate	Top Right Corner

Note1: Requirements on environmental protection RoHS compliant.

2. Absolute Maximum Ratings

Item	Symbol	MIN.	MAX.	Unit	Note
Analog Supply voltage	VCC-LCD	-0.3	5.0	V	Note 1

Note 1: Permanent damage may occur to the LCD module if beyond this specification.

Functional operation should be restricted to the conditions described under normal operating conditions.

3. Electrical Characteristics

3.1 Recommended Operating Condition for TFT LCD


Item	Symbol	Min.	Typ.	Max.	Unit	Note
Analog Supply voltage	VCC-LCD	3.0	3.3	3.6	V	
Analog supply current	I _{VCC-LCD}	45	65	85	mA	VDD=3.3V (White picture)
Logic input voltage	V _{IH}	0.7*VCC-LCD	-	VCC-LCD	V	
	V _{IL}	GND	-	0.3*VCC-LCD	V	

3.2 Recommended Driving Condition for Backlight

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Driving Current	I _F	-	200	-	mA	
Driving Voltage	V _F	16.8	-	19.2	V	
Power consumption	W _{BL}	3.36	-	3.84	W	
LED Life-Time	N/A	-	50,000	-	Hours	Ta=25℃ Note 1

Note 1: LED lifetime is defined as the module brightness decay 50% of original brightness at Ta=25 degree, typical current.

Note 2:LED circuit :



3.3 Touch Panel

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Power Supply voltage	AVDD	-	3.3	-	V	
Analog supply current	I_{AVDD}	5	15	25	mA	AVDD=3.3V
Input high-level voltage	V_{IH}	$0.7 \cdot AVDD$	-	AVDD	V	
Input low -level voltage	V_{IL}	GND	-	$0.3 \cdot AVDD$	V	

4. Interface Pin Assignment

4.1 LCM Pin Assignment

No.	Symbol	Description
1	NC	No connection
2-3	VCC-LCD3.3V	Power supply (3.3V)
4	NC	No connection
5	RESET	Global reset pin
6	NC	No connection
7	GND	Ground
8	MIPI_D2N	MIPI Negative data signal(-)
9	MIPI_D2P	MIPI Positive data signal(+)
10	GND	Ground
11	MIPI_D1N	MIPI Negative data signal(-)
12	MIPI_D1P	MIPI Positive data signal(+)
13	GND	Ground
14	MIPI_CKN	MIPI Negative clock signal(-)
15	MIPI_CKP	MIPI Positive clock signal(+)
16	GND	Ground
17	MIPI_D0N	MIPI Negative data signal(-)
18	MIPI_D0P	MIPI Positive data signal(+)
19	GND	Ground
20	MIPI_D3N	MIPI Negative data signal(-)
21	MIPI_D3P	MIPI Positive data signal(+)
22	GND	Ground
23-24	NC	No connection
25	GND	Ground
26-29	NC	No connection
30	GND	Ground
31-32	VLED-	Power for LED backlight (Cathode)
33-38	NC	No connection
39-40	VLED+	Power for LED backlight (Anode)


4.2 Touch FPC Pin Assignment

No.	Symbol	Description
1	RST	Reset Pin for CTP
2	AVDD	Power supply for CTP
3	GND	Ground
4	INT	Interrupt signal for CTP
5	SDA	I2C data input and output for CTP
6	SCL	I2C clock input for CTP


5. Interface Characteristics

5.1 Power Sequence

Case A:



Case B:



Symbol	Characteristics	Min.	Typ.	Max.	Units
T_{VDDI_RISE}	VDDI Rise time	20	-	-	us
T_{VCI_RISE}	Case A: VCI Rise time	200	-	-	us
	Case B: VCI Rise time	40			
T_{PS_RES}	VDDI/VCI on to Reset high	5	-	-	ms
T_{RES_PULSE}	Reset low pulse time	10	-	-	us
T_{FS_CMD}	Reset to first command	10	-	-	ms

Figure 105: Power on/off sequence with Power Mode 3

5.2 DC Characteristics for DSI HS mode

Parameter	Symbol	Condition	Specification			Unit
Input Common Mode Voltage for Clock	V_{OMCLK}	CLKP/N Note 2, Note 3	70	-	330	mV
Input Common Mode Voltage for Data	V_{CMDATA}	DnP/N Note 2, Note 3, Note 5	70	-	330	mV
Common Mode Ripple for Clock Equal or Less than 450MHz	$V_{CMRCLK450}$	CLKP/N Note 4	-50	-	50	mV
Common Mode Ripple for Data Equal or Less than 450MHz	$V_{CMRDATA450}$	DnP/N Note 4, Note 5	-50	-	50	mV
Common Mode Ripple for Clock More than 450MHz (peak sine wave)	$V_{CMRCLK450}$	CLKP/N	-	-	100	mV
Common Mode Ripple for Data More than 450MHz (peak sine wave)	$V_{CMRDATA450}$	DnP/N Note 5	-	-	100	mV
Differential Input Low Level Threshold Voltage for Clock	$V_{THLCLK-}$	CLKP/N	-70	-	-	mV
Differential Input Low Level Threshold Voltage for Data	$V_{THLDATA}$	DnP/N Note 5	-70	-	-	mV
Differential Input High Level Threshold Voltage for Clock	$V_{THHCLK+}$	CLKP/N	-	-	70	mV
Differential Input High Level Threshold Voltage for Data	$V_{THHDATA+}$	DnP/N Note 5	-	-	70	mV
Single-ended Input Low Voltage	V_{ILHS}	CLKP/N, DnP/N Note 3, Note 5	-40	-	-	mV
Single-ended Input High Voltage	V_{IHHS}	CLKP/N, DnP/N Note 3, Note 5	-	-	460	mV
Differential Termination Resistor	R_{TERM}	CLKP/N, DnP/N Note 5	80	100	125	Ω
Single-ended Threshold Voltage for Termination Enable	V_{TERMEN}	CLKP/N, DnP/N Note 5	-	-	450	mV
Termination Capacitor	C_{TERM}	CLKP/N, DnP/N Note 5, Note 6	-	-	60	pF

5.3 AC Characteristics

5.3.1 High Speed Mode– Clock Channel Timing




Figure 116: DSI Clock Channel Timing

Table 38: DSI Clock Channel Timing

Signal	Symbol	Parameter	Min	Max	Unit
CLKP/N	$2xUI_{INST}$	Double UI instantaneous	Note 2	25	ns
CLKP/N	UI_{INSTA}, UI_{INSTB} (Note 1)	UI instantaneous Half	Note 2	12.5	ns

Notes:

1. $UI = UI_{INSTA} = UI_{INSTB}$
2. Define the minimum value, see Table 39.

Table 39: Limited Clock Channel Speed

Data type	Two Lanes speed	Three Lanes speed	Four Lanes speed
Data Type = 00 1110 (0Eh), RGB 565, 16 UI per Pixel	566 Mbps	466 Mbps	366 Mbps
Data Type = 01 1110 (1Eh), RGB 666, 18 UI per Pixel	637 Mbps	525 Mbps	412 Mbps
Data Type = 10 1110 (2Eh), RGB 666 Loosely, 24 UI per Pixel	850 Mbps	700 Mbps	550 Mbps
Data Type = 11 1110 (3Eh), RGB 888, 24 UI per Pixel	850 Mbps	700 Mbps	550 Mbps

5.3.2 High Speed Mode – Data Clock Channel Timing




Figure 117: DSI Data to Clock Channel Timings

Table 40: DSI Data to Clock Channel Timings

Signal	Symbol	Parameter	Min	Max
DnP/N , n=0 and 1	t_{DS}	Data to Clock Setup time	0.15xUI	-
	t_{DH}	Clock to Data Hold Time	0.15xUI	-

5.3.3 High Speed Mode – Rising And Falling Timings





Figure 118: Rising and Falling Timings on Clock and Data Channels

Table 41: Rise and Fall Timings on Clock and Data Channels

Parameter	Symbol	Condition	Specification		
			Min	Typ	Max
Differential Rise Time for Clock	t_{DRTCLK}	CLKP/N	150 ps	-	0.3UI (Note)
Differential Rise Time for Data	$t_{DRTDATA}$	DnP/N n=0 and 1	150 ps	-	0.3UI (Note)
Differential Fall Time for Clock	t_{DFTCLK}	CLKP/N	150 ps	-	0.3UI (Note)
Differential Fall Time for Data	$t_{DFTDATA}$	DnP/N n=0 and 1	150 ps	-	0.3UI (Note)

Note: The display module has to meet timing requirements, which are defined for the transmitter (MCU) on MIPI D-Phy standard.

5.3.4 Timing for DSI video mode



Parameters	Symbols	Min.	Typ.	Max.	Units
Vertical sync. active	VSA	2 (Note 6)	-	-	Line
Vertical Back Porch	VBP	14 (Note 6)	-	-	Line
Vertical Front Porch	VFP	8 (Note 6)	-	-	Line
Active lines per frame	VACT	-	1280	-	Line
Horizontal sync. active	HSA	2	-	-	Pixel
Horizontal Porch period	HSA + HBP + HFP	1.6	-	-	us
Active pixels per line	HACT	-	720	-	Pixel
Bit rate	BR _{bps}	385		Note 5	Mbps/lane

1 UI=1/Bit rate

$HSA(pixel) = (tHSA \times \text{lane number}) / (UI \times \text{pixel format})$

$HBP(pixel) = (tHBP \times \text{lane number}) / (UI \times \text{pixel format})$

$HFP(pixel) = (tHFP \times \text{lane number}) / (UI \times \text{pixel format})$

$$\text{Frame Rate} = \frac{BR_{bps} \times \text{Lane}_{num}}{(VACT + VSA + VBP + VFP) \times (HACT + HSA + HBP + HFP) \times \text{Pixel Format}}$$

Example : BR_{bps} = 457Mbps/lane, 1UI=2.1883ns, Frame rate=60Hz, VACT=1280, VSA=2, VBP=30, VFP=20, HACT=720, HSA=33, HBP=100, HFP=100, Lane_{num}=4(lane), Pixel Format=24(bit).

5.4 Reset Timing




Figure 124: Reset Timing

Table 47: Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		uS
	tRT	Reset cancel		5 (note 1,5) 120 (note 1,6,7)	mS

Notes:

- The reset cancel also includes required time for loading ID bytes, VCOM setting and other settings from EEPROM to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 48.

Table 48: Reset Descript

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

- During the Resetting period, the display will be blanked (The display enters the blanking sequence, which maximum time is 120 ms, when Reset Starts in the Sleep Out mode. The display remains the blank state in the Sleep In mode.) and then return to Default condition for Hardware Reset.
- Spike Rejection can also be applied during a valid reset pulse, as shown below.




Figure 125: Positive Noise Pulse during Reset Low

- When Reset applied during Sleep In Mode.
- When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

6. Optical Specifications

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Viewing Angle (CR≥10) B/L ON	θ_T	$\Phi=90^\circ$ (12 o'clock)	75	80	-	deg	Note2
	θ_B	$\Phi=270^\circ$ (6 o'clock)	75	80	-	deg	Note2
	θ_L	$\Phi=180^\circ$ (9 o'clock)	75	80	-	deg	Note2
	θ_R	$\Phi=0^\circ$ (3 o'clock)	75	80	-	deg	Note2
Response Time	T_{ON}	Normal $\theta=\Phi=0^\circ$	-	15	-	msec	Note4
	T_{OFF}		-	15	-	msec	Note4
Contrast Ratio	CR		800	1000	-	-	Note1 Note3
Color Chromaticity	W_X		0.2696	0.2996	0.3296	-	Note1 Note5
	W_Y		0.2909	0.3209	0.3509	-	Note1 Note5
Luminance	L		400	450	-	cd/m ²	Note1 Note7
Luminance Uniformity	Y_U		75	80	-	%	Note1 Note6
NTSC	-		52	56	-	%	-

Note 1: Definition of optical measurement system

The optical characteristics should be measured in dark room. After 5 minutes operation, the optical properties are measured at the center point of the LCD screen. All input terminals LCD panel must be ground when measuring the center area of the panel.




Fig 1

Note 2: Definition of viewing angle range and measurement system.

viewing angle is measured at the center point of the LCD by CONOSCOPE(ergo-80).





Fig 2 Definition of viewing angle

Note 3: Definition of contrast ratio

$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$

Note 4: Definition of Response time

The response time is defined as the LCD optical switching time interval between “White” state and “Black” state. Rise time (TON) is the time between photo detector output intensity changed from 90% to 10%. And fall time (TOFF) is the time between photo detector output intensity changed from 10% to 90%.



Note 5: Definition of color chromaticity (CIE1931)

Color coordinates measured at center point of LCD.

Note 6: Definition of Luminance Uniformity

The luminance uniformity in surface luminance is determined by measuring luminance at each test position 1 through n, and then dividing the maximum luminance of n points luminance by minimum luminance of n points luminance. For more information see FIG.3-a/b

Note 7: Surface luminance is the luminance with all pixels displaying white.

L_v = Average Surface Luminance with all white pixels ($P_1, P_2, P_3, \dots, P_n$)

For more information see FIG.3-a/b

Note 8:

H,V : Active area(see Figure b)

Light spot size $\varnothing = 5\text{mm}$ (BM-5) or $\varnothing = 7.7\text{mm}$ (BM-7) 50cm distance or compatible distance from the LCD surface to detector lens. test spot position : see Figure b.

measurement instrument : TOPCON's luminance meter SR-3A or BM-7 or compatible (see Figure 1).




Fig. 3-b Definition of points


7. Reliability Test Items

Test Item	Test Conditions
High Temperature Storage	Ta= +70℃ 96hrs
Low Temperature Storage	Ta= -30℃ 96hrs
High Temperature Operation	Ta= +70℃ 96hrs
Low Temperature Operation	Ta= -20℃ 96hrs
High Temperature and Humidity Storage	Ta= +60℃, 90% RH 96hrs
Thermal Shock (Non-operation)	-30℃/30 min ~ +70℃/30 min for 20 cycles Start with cold temperature end with high temperature
Electro Static Discharge	Contact = ± 4 kV, class B Air = ± 8 kV, class B R=330Ω,C=150pF
Vibration	Sweep: 10Hz~55Hz~10Hz Stroke: 1.5mm 2 hrs for each direction of X .Y. Z.
Mechanical Shock	60G 6ms,±X,±Y,±Z 3 times for each direction
Package Drop Test	Height: 60 cm 1 corner, 3 edges, 6 surfaces

Notes: The test result shall be evaluated after the sample has been left at room temperature and humidity for 2 hours without load. No condensation shall be accepted. The sample will not be accepted if appear these defects:


- 1). Air bubble in the LCD
- 2). Seal leak or Glass crack
- 3). Non display or abnormal display
- 4). Brightness reduction >50%

8. Mechanical Drawing



9. Packing

Packing Method



10. Precautions for Use of LCD modules

10.1 Handling Precautions

10.1.1. The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.

10.1.2. If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.

10.1.3. Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.

10.1.4. The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.

10.1.5. If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:

- Isopropyl alcohol
- Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- Water
- Ketene
- Aromatic solvents

10.1.6. Do not attempt to disassemble the LCD Module.

10.1.7. If the logic circuit power is off, do not apply the input signals.

10.1.8. To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.

10.1.8.1. Be sure to ground the body when handling the LCD Modules.

10.1.8.2. Tools required for assembly, such as soldering irons, must be properly ground.

10.1.8.3. To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.

10.1.8.4. The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

10.2 Storage Precautions

10.2.1. When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.

10.2.2. The LCD modules should be stored under the storage temperature range if the LCD modules will be stored for a long time, the recommend condition is :

Temperature : 0℃ ~40℃ Relatively humidity: ≤80%

10.2.3. The LCD modules should be stored in the room without acid, alkali and harmful gas.

10.3 Transportation Precautions

The LCD modules should be no falling and violent shocking during transportation, and also should avoid excessive press, water, damp and sunshine.

10.4 Packaging instructions

When the customers using trays, they have to stack the adjacent trays in a 180° staggered to prevent pressure that could cause product damage.